Abstract-In recent years, neural networks have surpassed classical algorithms in areas such as object recognition, e.g. in the well-known ImageNet challenge. As a result, great effort is being put into developing fast and efficient accelerators, especially for Convolutional Neural Networks (CNNs). In this work we present ConvAix, a fully C-programmable processor, which -contrary to many existing architectures -does not rely on a hard-wired array of multiply-and-accumulate (MAC) units. Instead it maps computations onto independent vector lanes making use of a carefully designed vector instruction set.
I. INTRODUCTION
Since their introduction to the broad public, Convolutional Neural Networks (CNNs) have been adopted for many tasks such as object classification and detection [1] [2] . Their ability to extract meaningful features out of data has been the key enabling factor for their superior performance compared to other approaches. However, this comes at the price of increased computational complexity, specifically the number of Multiply-And-Accumulate (MAC) operations can reach well into the several GMAC per frame as summarized in [3] . Thankfully, there is a lot of explicit parallelism contained in CNNs, thereby offering many options for accelerating them with domain-specific hardware architectures.
The most time-and energy-consuming computational kernel of every CNN is the 3D-convolution of so called input feature maps (e.g. RGB input for the first layer) with multiple sets of filters that compute layer-wise output feature maps [3] . The focus of this paper is therefore on the acceleration of these convolutions. As described in [4] and [5] , the number of offchip memory accesses and the management of the on-chip memories both play a detrimental role for energy consumption and arithmetic utilization within the accelerator. There are many parameters for the convolutions that affect the efficiency and it is the designers task to find a suitable trade-off between them.
Important parameters to consider are for example the order in which convolutions are executed as well as the tiling of input and output feature maps into e.g. column-and depth-slices. The optimal choice of these parameters however is dependent on the specific CNN model, thereby making it desirable to have some degree of flexibility in the data flow. The authors believe that an Application-Specific Instruction Set Processor (ASIP), as presented in this paper, can offer a decent tradeoff between flexibility and efficiency. Some parameters, such as unrolling-factors that result in hardware parallelism, must be decided at design time. However, other parameters such as tiling-factors and loop-order, can be flexibly adjusted in software. Since a fully featured C/C++-compiler is generated for our ASIP automatically, computational kernels can easily be re-used or adapted by means of software libraries.
In Section II a brief overview of existing hardware accelerators for CNNs is given. Afterwards, the convolutional kernel is introduced in Section III and an overview of the processor architecture is given in Section IV. Section V presents post place-and-route results of the ASIP implemented in a 28nm CMOS technology, as well as some relevant benchmarks running the state-of-the-art CNNs AlexNet and VGG-16. Finally, Section VI concludes the paper.
II. RELATED WORK
Many of the published accelerators are comprised of a large array of processing entities (PEs) with some applicationspecific interconnectivity between them. These accelerators often offer immense performance in terms of throughput (GOP/s) and energy efficiency (GOP/s/W), yet lag the desired flexibility when it comes to the employable data flow patterns and the on-chip data management. In [6] , the authors present a 12x14 MAC array that aims to maximize data reuse (and therefore minimize off-chip accesses) by applying a specific computation scheme called row stationary. Some data flow flexibility is achieved by subdividing the 2D MAC array into slices and distributing parallel computations amongst these slices. This flexibility has its limits though, as only a predefined set of parameters can be adapted at runtime. In [7] , a C-programmable processor is presented that makes use of a 16x16 MAC array to accelerate convolutions. The MAC array is supplied with data by a RISC processor, which gives flexibility in terms of the on-chip data management, however the MAC array itself does not offer any additional flexibility. Both [6] and [7] apply voltage scaling for their circuit to demonstrate the potential energy efficiency improvement when operating at a lower voltage and clock frequency.
Furthermore, since many CNNs can be quantized down to 8 bit fixed-point [8] [9] , existing architectures exploit this by either designing their MAC units to be narrow to begin with (e.g. 12 bit as in [10] ), or by applying techniques such as precision-gating or using subword parallelism at runtime [7] . Other architectures such as [11] and [12] attempt to alleviate the memory bottleneck in CNNs by employing near-memory computation and using 3D memory.
III. CNN DATA FLOW
In general, CNNs consist of a number of concatenated layers, each executing a pre-defined operation on a 3-or 4-dimensional tensor (depending on whether batch processing is applied), thereby generating an output tensor that is used as input to the following layer. The most common layers include the convolutional layer, max-pooling layer for tensordownsampling, and recently also so-called depth-wise and point-wise convolutional layers [13] , which are special cases of the regular convolutional layer. For the remainder of this paper we will focus on the convolutional layers, as they constitute most of the computational expenditure in modern CNNs. Furthermore, batch processing is not considered since the processor presented here is intended for real-time applications that are latency-sensitive. As mentioned before, not all IFMaps, OFMaps and filters can be kept in on-chip memory at the same time, so only subsets of the data are available for processing. This can be interpreted as slicing the input and/or output tensors into smaller chunks of data for which parallel processing is possible. For more information on the different slicing options, the interested reader is referred to [4] and [5] .
Due to its software programmability, ConvAix supports a variety of slicing options. Fig. 2 illustrates one option that is particularly suitable for networks such as AlexNet and VGG-16, which is also used for the benchmarks presented in Section V. 
IV. PROCESSOR ARCHITECTURE
The architecture overview of the proposed ASIP, called ConvAix, is shown in Fig. 3a . It consists of 8 pipeline stages (ID, IF, E1..E6) with 4 heterogeneous VLIW issue-slots to exploit instruction-level parallelism. Slot 0 is reserved for control instructions as well as memory operations both for the on-chip as well as the off-chip memory. ConvAix also offers a scalar ALU that is used for address calculations and house-keeping computations, e.g. loop-counter updates. In addition to the regular load/store-unit, an application-specific line buffer is used to cache IFMap rows. Slots 1-3 each offer a pipelined SIMD vector datapath, whereas each datapath (vALU) itself again consists of 4 separate SIMD vector-slices that can be programmed in C using specific vector primitives added to the compiler. The vector parallelism is set to 16, resulting in a total of 4 x 16 = 64 MAC operations per issueslot and 3 x 64 = 192 MAC operations in total for all 3 slots. Furthermore, slot 1 includes an application-specific unit that operates on single vectors of size 16, which is used for calculating activation functions and performing max-pooling.
In general, the ASIP uses 16 bit fixed-point arithmetic for both the scalar ALU as well as the vector units. However the ALU in slot 0 also offers a 32 bit datapath to perform computations for addressing larger memories such as external DRAM. Furthermore, the vector datapath supports precision gating of its operands to reduce the effective word width and therefore save energy as described in [9] . Settings such as the rounding-scheme as well as the fractional-shift of the vectorALUs can be configured at runtime. All slots have access to a 32-element wide scalar register file R (16 bit per entry). Two large vector register files VR and VRl of sizes 16 x 256 bit and 12 x 512 bit respectively are used to provide data to the vector units, thereby acting as an intermediate storage between the on-chip SRAM (DM) and the processor pipeline. The second register file VRl, which has double the width of VR, is used for vector accumulation. To reduce the multiplexer depth required to access the vector register files, both VR and VRl are sliced into 4 (VR0..VR3) and 3 (VRl0..VRl2) sub-regions respectively. While slot 0 can access the complete register files, which is required for data movement and load/stores, the time-critical vector-ALUs only have access to some of the aforementioned sub-regions. Each vector-ALU has an operand fetch and prepare stage that can either broadcast entire vectors to the 4 vector slices within its ALU or generate a permuted version of the input according to a pattern, which is set at runtime.
In addition to the 16 KByte program memory (PM) used to fetch instructions from, ConvAix has access to 128 KByte of dual-ported on-chip SRAM via a custom memory interface. The aforementioned memory is called data memory (DM), which is partitioned into 16 banks of 8 KByte each in order to allow fetches of 2 vectors per cycle (2x256 bit). This is required by the application, since at least one new filter vector and input vector must be loaded each cycle to keep the vectorALUs busy. To allow seamless transfer of data to/from external memory while the ASIP processes data slices as described in Section III, there is a simple direct memory access (DMA) engine included in the memory interface. Additionally to the DMA, the line buffer unit has direct access to the memory interface. This allows for simultaneous loads of new IFMap rowchunks while providing (possibly strided) inputs to the vector-ALUs. Using this approach, strided convolutions are executed with minimal cycle overhead.
V. RESULTS
ConvAix was synthesized and placed & routed using a TSMC 28nm CMOS technology at 1V nominal supply voltage and standard V T for typical conditions (25 • C). Table I summarizes the implementation results, while Fig. 3b and Fig.  3c present a detailed breakdown of the ASIP's area and power distribution, respectively. The overall layout of the processor is shown in Fig. 4 . All presented power values were obtained by simulating the netlist after place & route, thereby generating detailed switching activity of the circuit. Out of the total chip area, the SRAM macro-cells occupy the largest portion at 63%. As can be seen in Fig 3b, the largest area-contributors with regards to the logic-cells are the vectorALUs, which make up 56% in total. Regarding the power consumption it can be observed that SRAM data memories together with the register files and the line buffer consume roughly the same amount of power (44.1%) as the vectorALUs (44%). The latter power figures however also include the contribution of pipeline registers and multiplexers within the vector-ALUs. ConvAix was benchmarked using two widely used CNN models: AlexNet [1] and VGG-16 [14] . Table II summarizes our results and compares them with two well-known accelerators (Envision [7] and Eyeriss [6] ) targeting the same CNN models. To allow for a fair comparison between all designs, we scaled the energy efficiency values of all architectures to a uniform 28nm technology operating at 1V. The values presented in Table II show overall results across all layers of the respective CNNs with optimized word width for the architectures which provide scalable precision. Furthermore, to increase the fairness of the comparison, the processing times used in Table II do not include the time required for off-chip I/O whenever possible. We hereby aim to eliminate the effect that the I/O bandwidth of the external memories could have on the presented figures.
Due to its comparatively high clock frequency, ConvAix exceeds the other designs in terms of processing speed (1.6x compared to the next fastest in AlexNet and 4.8x for VGG-16) and area efficiency (1.9x for AlexNet and 4.3x for VGG-16). At the same time it maintains a competitive energy efficiency of 459 GOP/s/W on average for AlexNet and 497 GOP/s/W for VGG-16. The average MAC utilization for AlexNet is 8% lower than that of Eyeriss. This is well expected due to the fact, that the proposed design is software-programmed which always incurs a certain overhead required for controlcode. For VGG-16 however, ConvAix demonstrates a much higher utilization of 76% vs. 36% for Eyeriss. According to the authors of Eyeriss, this is because of added time required for repeatedly ramping up the MAC array. The required offchip I/O is higher than that of Eyeriss, which can be explained by the lack of a memory compression engine in our design. Calculations using the sparsity-values provided in [6] show, that our design would achieve similar total off-chip I/O figures as Eyeriss, if compression was added.
VI. CONCLUSION
It was the goal of this work to demonstrate the practical feasibility of a software-programmable architecture with an instruction set that is targeted towards, but not limited to, CNN acceleration. The envisioned architecture, called ConvAix, was implemented in a modern 28nm CMOS technology and evaluated using highly relevant benchmarks. Results show that ConvAix can not only achieve competitive efficiency compared to other less flexible designs, but even surpass them in terms of area efficiency (1.9x for AlexNet, 4.3x for VGG-16) and throughput. Especially for the larger VGG-16 model, ConvAix achieves significantly higher utilization (76% compared to 36%) and a 4.8x higher processing speed. Incorporating techniques such as dynamic voltage and frequency scaling or memory compression could further improve the efficiency of the presented design. We leave it to future work to investigate this further.
